Simulation with VHDL in VIVADO